

9 being responsive to said configuration data to perform different video
10 processing operations on the video data;

11 a global video bus which establishes a direct connection between the
12 processing module and said at least one video processing module to route the
13 video data between said processing module and said at least one video
14 processing module; and

C1
Coul
15 a global control bus which provides said configuration data to/from
16 said processing module from/to said at least one video processing module,
17 said global control bus being separate from said global video bus;

18 wherein said video data is coupled with associated video timing signals
19 synchronized to a system clock signal, and each video processing module
20 comprises a crosspoint switch coupled to the global video bus, the cross point
21 switch routing said video data and its associated video timing signals to/from
22 respective ones of the plurality of parallel pipelined video hardware
23 components, said timing signals indicating when the video data represents
24 active video information.

C2
1 3 12. (Twice Amended) The system of claim [1] 31, wherein said
2 processing module comprises at least two microprocessors each of which has
3 an associated random access memory which is not shared with any other
4 microprocessor, said processing module further comprising a shared memory
5 which is accessible by each microprocessor of said processor module through
6 an arbitrated control bus which arbitrates requests for access to said shared
7 memory from each microprocessor.

C3
Cont
1 8 17. (Twice Amended) The system of claim [1] 31, further
2 comprising a hardware control library loaded on a general purpose
3 microprocessor of said processing module, said hardware control library
4 comprising a set of functions for programming the plurality of parallel
5 pipelined video hardware components of said at least one video processing

62

C3
Concl

6 module to perform respective ones of said different video processing
7 operations concurrently.

1 21 20. (Thrice Amended) A method of creating a modular video
2 processing system, comprising the steps of:
3 providing video data via a global video bus;
4 providing a global control bus separate from the global video bus;
5 connecting a processing module containing at least one general
6 purpose microprocessor to said global video bus and said global control bus
7 said microprocessor controlling hardware and software operations of said
8 video processing system using configuration data and processing said video
9 data;
10 connecting said global control bus and said global video bus to at least
11 one video processing module which contains parallel pipelined video
12 hardware that is responsive to said configuration data to provide respectively
13 different video processing operations on the video data, the video processing
14 module being configured to perform the different video processing operations
15 concurrently;
16 said processing module detecting each video processing module
17 connected to said global control bus; and passing said configuration data
18 directly to each detected video processing module over said global control
19 bus to program said parallel pipelined video hardware to perform at least one
20 of said video processing operations; and
21 associating video timing signals synchronized to a system clock signal
22 with the video data, wherein each video processing module routes the video
23 data and associated timing signals from any one of the multiple concurrent
24 video processing operations to any one or more of the multiple concurrent
25 video processing operations said timing signals indicating when the video
26 data represents active video information.

C4

63

[1 21. Canceled.

21

C5
1 ~~22~~22. (Twice Amended) The method of claim [21]~~20~~, comprising the
2 additional step of providing at least one synchronous start signal via said
3 global control bus said synchronous start signal being coupled to the
4 processing module and to the at least one video processing module to signal
5 the start of the at least one video processing operation.

C6
1 ~~23~~24. (Twice Amended) The method of claim [21]~~20~~, comprising the
2 additional steps of connecting a crosspoint state machine to said crosspoint
3 switch, said crosspoint state machine monitoring transfers of video data over
4 each data path of said crosspoint switch and allocating paths for transferring
5 the video data among the parallel pipelined video hardware components.

C7
1 ~~24~~25. (Thrice Amended) The method of claim [21]~~20~~, wherein said
2 configuration data comprises respective control signals for each hardware
3 component of said video processing system, the method including the step of
4 coupling said processing module to manipulate said control signals to
5 program said hardware components for each of said different video
6 processing operations.

C8
Cont
1 27. (Twice Amended) A modular processing system comprising:
2 at least one specialized processing module which contains a plurality
3 of parallel pipelined hardware components that [is] are programmable to
4 provide respectively different, ~~synchronous or~~ asynchronous specialized
5 processing operations on an input stream of data;
6 a general processing module containing a general purpose
7 microprocessor which controls hardware and software operation of said
8 specialized processing module and said general processing module, using a
9 hardware control library loaded on said general purpose microprocessor, said
10 hardware control library comprising a set of functions for programming said